

## MALLA REDDY ENGINEERING COLLEGE (AUTONOMOUS)

II B.Tech I Semester (MR20-2020-21 Batch) Mid Term Examinations-II, February-2022

Subject Code & Name: - A0508 & Computer Organization and Architecture Branch: Common to CSE,CS,DS,IOT,AIML,IT Time: 90 Mins Answer ALL the Questions Max. Marks: 25M

Date:

S NO.	Questions	Marks	BT Level	СО
110.	Module-3		20,01	
1	Use different instruction format and evaluate the expression Y=(A-B)/(C+D*E)	5	3	3
2	Explain about Addressing Modes with an Numerical Example?	5	2	3
3	Distinguish between data transfer and data manipulation instructions.	5	2	3
4	Classify the different program control instructions	5	2	3
S NO.	Questions	Marks	BT Level	со
	Module-4			
1	Classify the complements that are used in digital computers.	5	2	4
2	Describe the two different types of data that computer uses	5	2	4
3	Explain the fixed point representation and floating point representation	5	2	4
4	Design the flow chart for addition and subtraction operations with example.	5	6	4
5	Evaluate multiplication of two numbers using Multiplication algorithm with a numerical example.	5	5	4
6	Design the flow chart for Booths Multiplication algorithm with an example	5	6	4
7	Use the flow chart for division algorithm and solve AQ=0111000000 divided by B=10001	5	3	4
8	Explain decimal arithmetic operations.	5	2	4
S NO.	Questions	Marks	BT Level	со
	Module-5			
1	Analyze the 3 different mapping processes used in cache memory organization.	5	4	5
2	Explain Daisy Chaining and Parallel Priority Interrupt with the help of a neat sketch	5	2	5
3	Interpret the Memory Connection to CPU by using Memory Address Mapping of RAM Chip and ROM Chip	5	3	5
4	Explain a) Auxiliary Memory b) Associate Memory	5	2	5
5	Sketch the block diagram of DMA using DMA Controller	5	3	5
6	Explain the different types of modes of transfer in detail	5	2	5
7	Describe the asynchronous data transfer	5	2	5
	Explain memory hierarchy in memory organization	5	2	5

## MALLA REDDY ENGINEERING COLLEGE (AUTONOMOUS)

II B.Tech I Semester (MR20-2020-21 Batch) Mid Term Examinations-II, -2021

Subject Code & Name: - A0508 & Computer Organization and Architecture Branch: Common to CSE,CS,DS,IOT,AIML,IT Time: 90 Mins Max. Marks: 25M

Date:

## Answer ALL the Questions:

S. NO.	Questions	A	ns
1101	Model-3		
1	The fastest data access is provided usinga) Cachesb) DRAM'sc) SRAM'sd) Registers	]	]
2	The effectiveness of the cache memory is based on the property ofa)Locality of referenceb) Memory localizationc) Memory sized) None of the above	]	]
3	The correspondence between the main memory blocks and those in the cache is given by a) Hash function b) Locale function c) Mapping function d) Assign function	[	]
4	The algorithm to remove and place new contents into the cache is called a) Replacement algorithm b) Updation c) Renewal algorithm d) None of the above	]	]
5	The bit used to signify that the cache location is updated isa) Dirty bitb) Update bitc) Reference bitd) Flag bit	[	]
6	The last on the hierarchy scale of memory devices isa) Main memoryb) Secondary memoryc) TLBd) Flash drives	]	]
7	In memory interleaving, the lower order bits of the address is used toa) Get the datab) Get the address of the data within the modulec) Get the address of the moduled) None of the above	]	]
8	The number of successful accesses to memory stated as a fraction is called asa) Hit rateb) Miss ratec) Success rated) Access rate	[	]
9	The number of failed attempts to access memory, stated in the form of fraction is called asa) Hit rateb) Miss ratec) Failure rated) Delay rate	[	]
10	In associative mapping during LRU, the counter of the new block is set to '0' and all the others are incremented by one, when occurs. a) Delay rate b) Miss rate c) Hit rate d) Delayed rate	]	]
11	The extra time needed to bring the data into memory in case of a miss is called as a) Delay rate b) Miss rate c) Hit rate d) Delayed rate	[	]
12	The key factor/s in commercial success of a computer is/area) Performanceb) Costc) Speedd) Both a and b	[	]
13	The main objective of the computer system isa) To provide optimal power operationb) To provide best performance at low costc) To provide speedy operation at low power consumptiond) All the above	]	]
14	The main purpose of having memory hierarchy is toa) Reduce access timeb) Reduce propagation timec) Provide large capacityd) Both a and b	]	]
15	The program is divided into operable parts called asa) Framesb) Segmentsc) Pagesd) Sheets	]	]
16	The techniques which move the program blocks to or from the physical memory is called as a) Paging b) Virtual memory organization c) Overlays d) Framing	[	]
17	The binary address issued to data or instructions are called asa) Physical addressb) Locationc) Relocatable addressd) Logical address	[	]
18	is used to implement virtual memory organization. a) Page table b) Frame table c) MMU d) None of the above	[	]
19	translates logical address into physical address.a) MMUb) Translatorc) Compilerd) Linker	[	]
20	The main aim of virtual memory organization isa) To provide effective memory accessb) To improve the execution of the programc) To provide better memory transferd) All of the above	]	]

$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	21	The virtual memory basically stores the next segment of data to be executed on thea) Secondary storageb) Disksc) RAMd) ROM	[ ]
23  a) Bit  b) Nibble  c) Word  d) Byte  []    24  A 4 digit BCD number can be represented with the help of a) 10 bits  b) 16 bits  c) 8 bits  d) 12 bits  []    25  Any electronic holding place where data can be stored and retrieved later whenever required is a) Memory  []  []    26  The logic operations are implemented using circuits.  []  []    26  The logic operations are implemented using circuits.  a) Bridge  b) Logical  c) Combinational  d) Gate  []  1    27  The carry generation function: ci + 1 = yici + xici + xiy, is implemented in  []  1  1    a) Are generated at the beginning only  b) Is generated at the end of each operation  []  1  1    a) And gene micruut is implemented using gates.  a) AND& b  j) XNOR  []  1    30  The usual implementation of the carry circuit involves gates.  []  1  1    31  A	22	For the synchronization of the read head, we make use of a	[ ]
a) Bit  b) Nubble  c) Word  d) Byte    24  A 4 digit BCD number can be represented with the help of  d) 12 bits  []    25  Any electronic holding place where data can be stored and retrieved later whenever required is  []  ]    25  Any electronic holding place where data can be stored and retrieved later whenever required is  []  ]    26  The logic operations are implemented using circuits.  a) Bridge  b) Logical  c) Combinational  d) Gate  []  1    27  The carry generation function: ci + 1 = yici + xici + xiyi, is implemented in  []  1  1    28  a Are generated at the beginning only  b) Is generated at the end of each operation  []  1    28  a Are generated at the beginning only  b) Is generated at the end of each operation  []  1    29  In full adders the sum circuit is implemented using gates.	23	Floating-point numbers are normally a multiples of size of	[ ]
24  a) 10 bits  b) 16 bits  c) 8 bits  d) 12 bits  1    25  Any electronic holding place where data can be stored and retrieved later whenever required is  1  1    26  Any electronic holding place where data can be stored and retrieved later whenever required is  1  1    27  a) Bridge  b) Drive  c) Disk  d) Circuit  1  1    28  a) Bridge  b) Logical  c) Combinational  d) Gate  1  1    28  a) Are generation function: ci + 1 = yici + xici + xiyi, is implemented in  1  1  1    28  a) Are generated at the beginning only  b) Is generated at the end of each operation  1  1    29  In full adders the sum circuit is implemented using gates.  gates.  1  1    30  The suaal implementation of the carry circuit involves gates.  1  1  1    31  A gate is used to detect the occurrence of an overflow.  1  1  1    31  A gate is used to detect the occurrence of an overflow.  1  1  1    32  In a normal adder circuit the delay obtained in generation of the above	23		Г 1
23  a) Memory  b) Drive  c) Disk  d) Circuit    26  The logic operations are implemented using circuits.  a) Bridge  b) Logical  c) Combinational  d) Gate  []    27  The carry generated in function: ci + 1 = yici + xici + xiyi, is implemented in  d) Gate  []  1    28  a) Half adders  b) Full adders  c) Ripple adders  d) Fast adders  []  1    28  a) Are generated at the beginning only  b) Is generated at the end of each operation  []  1    28  a) AnD&COR  b) NAND  c) XNOR  []  1    29  a) AND&COR  b) NAND  c) XNOR  []  1    30  The usual implementation of the carry circuit involves  gates.  []  1    31  A gate is used to detect the occurrence of an overflow.  []  1    31  A gate is used to detect the occurrence of an overflow.  []  1    32  Ia a normal adder circuit the delay obtained in generation of the output is  []  1    33  The final sum of the numbers, 0110 & 0110 is  []  1  1	24	a) 10 bits b) 16 bits c) 8 bits d) 12 bits	LJ
Model-4      26    The logic operations are implemented using circuits.    [1]      27    The carry generation function: ci + 1 = yici + xici + xiyi, is implemented in    [1]      27    The carry generation function: ci + 1 = yici + xici + xiyi, is implemented in    [1]      28    a) Are generated at the beginning only    b) Is generated at the end of each operation    [1]      28    a) Are generated at the beginning only    b) Is generated at the end of each operation    [1]      29    In full adders the sum circuit is implemented usinggates.    [1]    [1]      29    In full adders the sum circuit is implemented usinggates.    [1]    [1]      30    The usual implementation of the earry circuit involvesgates.    gates.    [1]    [1]      31    A   gate is used to detect the occurrence of an overflow.    [1]    [1]      32    a) AND& b) XOR    c) XNOR    d) AND    [1]    [1]      33    The final sum of the numbers, 0110 & 0110 is    [1]    [1]    [1]      33    The final sum of the carry look aheal adder is	25		[ ]
20  a) Bridge  b) Logical  c) Combinational  d) Gate    27  The carry generation function: ci + 1 = yici + xici + xiyi, is implemented in  [1]    28  a) Half adders  b) Full adders  c) Ripple adders  d) Fast adders    28  a) Are generated at the beginning only  b) Is generated at the end of each operation  [1]    28  a) Are generated at the beginning only  b) Is generated at the end of each operation  [1]    29  In full adders the sum circuit is implemented usinggates.  [1]  [1]    30  The usual implementation of the carry circuit involvesgates.  [1]  [1]    30  The usual implementation of the carry circuit involvesgates.  [1]  [1]    31  A			
a) Bridge  b) Logical  c) Combinational  d) Gate    27  The carry generation function: (+ 1 = yici + xici + xiyi, is implemented in a) Half adders  b) Full adders  c) Ripple adders  d) Fast adders    28  a) Are generated at the beginning only c) Must travel through the configuration  b) Is generated at the end of each operation  []    29  In full adders the sum circuit is implemented using a) AND&OR  b) NAND  c) XOR  d) XNOR    30  The usual implementation of the carry circuit involves  gates.  []  []    31  A  gate is used to detect the occurrence of an overflow.  []  []    31  A  gate is used to detect the occurrence of the output is  []  []    32  In a normal adder circuit the delay obtained in generation of the output is  []  []    33  a) IO1  b) 1D1  c) 100  d) AND  []    34  The final sum of the numbers, 0110 & 0101 is  []  []  []    35  b) 8  c) 100  d) 2n  []  []    34  The final sum of the numbers, 0110 & d) 2n  []  []  []    35  b) 8 <t< td=""><td>26</td><td>The logic operations are implemented using circuits.</td><td>[ ]</td></t<>	26	The logic operations are implemented using circuits.	[ ]
27  a) Half adders  b) Full adders  c) Ripple adders  d) Fast adders    The carry in the ripple adders, (which is true)  b) Is generated at the beginning only  b) Is generated at the optimication  ()    28  a) Are generated at the beginning only  b) Is generated at the optimication  ()  ()    29  a) AND&OR  b) NAND  c) XOR  d) XNOR  ()    30  The usual implementation of the carry circuit involves  gates.  []  1    30  The usual implementation of the carry circuit involves  gates.  []  1    31  A	20	a) Bridge b) Logical c) Combinational d) Gate	Г 1
The carry in the ripple adders, (which is true)  i) Are generated at the beginning only  b) Is generated at the end of each operation    28  a) Are generated at the beginning only  b) Is generated at the end of each operation    29  a) AND&COR  b) NAND  c) XOR  d) XNOR    30  The usual implementation of the carry circuit involves  gates.  []]    30  AND&COR  b) XOR  c) NAND  d) XNOR    31  A  gate is used to detect the occurrence of an overflow.  []]    31  A  gate is used to detect the occurrence of an overflow.  []]    32  a) AND& b) XOR  c) NANC  d) None of the above  []]    33  The final sum of the numbers, 0110 & 0110 is  []]  []]  []]    34  The final sum of the carry look ahead adder is  []]  []]    35  b) 8  c) 10  d) 1010  []]  []]    34  The delay reduced to in the carry look ahead adder is  []]  []]  []]    35  b) 8  c) 10  d) 2n  []]  []]    36  The multiplier is stored in  []]  []]  []]	27		
c) Must travel through the configuration  d) None of the above    29  In full adders the sum circuit is implemented usinggates.  []    30  The usual implementation of the carry circuit involvesgates.  []    30  The usual implementation of the carry circuit involvesgates.  []    31  A gate is used to detect the occurrence of an overflow.  []    31  A gate is used to detect the occurrence of an overflow.  []    32  In a normal adder circuit the delay obtained in generation of the output is a) AND&OD  []  []    32  In a normal adder circuit the delay obtained of the output is a) 1101  []  []  []    33  The final sum of the numbers, 0110 & 0110 is a) 1111  []  []  []    34  D  D  D  []  []    35  D Re make use of circuits to implement multiplication.  []  []  []    36  The multiplier is stored in  c) Controller  b) Combinator ic) Control sequencer  d) None of the above  []    37  The final sum of the control signals are passed through to the n-bit adder via a) NONE of the above  []  []  [		The carry in the ripple adders, (which is true)	[ ]
29In full adders the sum circuit is implemented using gates.[]30The usual implementation of the carry circuit involves gates.[]31A) AD&ORb) XORc) NAND32a) AND&ORb) XORc) NAND33Agate is used to detect the occurrence of an overflow.[]34Agate is used to detect the occurrence of an overflow.[]35In a normal adder circuit the delay obtained in generation of the output is[]36In the final sum of the numbers, 0110 & O110 is[]37In final sum of the numbers, 0110 & O110 is[]381101b) 1111c) 1001391104b) 1111c) 100130The delay reduced to in the carry look ahead adder is[]39Che gatsb) Ombinatorialc) Fast adders39Che Rejisterb) Somo of the above[]30The multiplier is stored inc) Cached) None of the above38The multiplicand and the control signals are passed through to the n-bit adder via[]30a) ANUXb) DEMUXc) Encoderd) Decoder31a) Fast multiplicationb) Compliatorc) Caurly Save Additionb) None of the above30The multiplicationb) Bi-pair recordingc) Quick multiplicationd) None31The multiplicationb) DEMUXc) Encoderd) Decoder32The multiplicationb) Bi-pair recordingc) Quick multiplicat	28	a) Are generated at the beginning only c) Must travel through the configuration d) None of the above	
a) AND&COR  b) NAND  c) XOR  d) XNOR    30  The usual implementation of the carry circuit involves gates.  [1]    31  A	20	In full adders the sum circuit is implemented using gates.	[ ]
30  a) AND&OR  b) XOR  c) NAND  d) XNOR    31  a)	29	a) AND&OR b) NAND c) XOR d) XNOR	Г 1
31  Agate is used to detect the occurrence of an overflow.  []]    32  In a normal adder circuit the delay obtained in generation of the output is al 2n + 2 b) 2n c) n + 2 d) None of the above  []]    33  The final sum of the numbers, 0110 & 0110 is al 1111 c) 1001 d) 1010  []]  []]    34  A) the delay reduced to in the carry look ahead adder is  []]  []]    34  The delay reduced to in the carry look ahead adder is  []]  []]    35  We make use of circuits to implement multiplication.  []]  []]    36  D Register b) Shift register c) Cache d) None of the above  []]  []]    37  The multiplicari and the control signals are passed through to the n-bit adder via a) MUX b) DEMUX c) Encoder d) None of the above  []]    38  The multiplication b) Bit-pair recording c) Quick multiplication d) None  []]    39  The multiplication b) Bit-pair recording c) Quick multiplication d) None  []]    41  a) Height factors b) Size factors c) Scale factors d) None of the above  []]    43  a) Computer Speed Addition b) Size factors c) Scale factor d) All of the above  []]    44  a) Duty Size factors c) Scale factor d) All of the above  []]    44	30		
a) NAND  b) XOR  c) XNOR  d) AND    32  In a normal adder circuit the delay obtained in generation of the output is  []]    33  The final sum of the numbers, 0110 & 0110 is  []]    33  The final sum of the numbers, 0110 & 0110 is  []]    34  The delay reduced to in the carry look ahead adder is  []]    34  The delay reduced to in the carry look ahead adder is  []]    35  We make use of circuits to implement multiplication.  []]    36  J Flip flops  b) Combinatorial  c) Fast adders  d) None of the above    36  The multiplier is stored in  c) Cache  d) None of the above  []]    37  The is used to co-ordinate the operation of the multiplier.  []]  []]  1    38  a) MUX  b) DEMUX  c) Encoder  d) None of the above  []]    39  The multiplication b) Bit-pair recording  c) Canck multiplication d) None  []]  1    40  a) Computer Speed Addition  b) Computer Service Architecture  []]  1    39  The multiplication b) Bit-pair recording  c) Scale factors  d) Non	31	A gate is used to detect the occurrence of an overflow.	[ ]
32a) $2n + 2$ b) $2n$ c) $n + 2$ d) None of the above $33$ The final sum of the numbers, 0110 & 0110 is a) 1101b) 1111c) 1001d) 1010 $34$ The delay reduced to in the carry look ahead adder is a) 5[]] $34$ The delay reduced to in the carry look ahead adder is a) 5[]] $35$ We make use of 			Г 1
33  a) 1101  b) 1111  c) 1001  d) 1010    34  The delay reduced to in the carry look ahead adder is  []]    35  a) 5  b) 8  c) 10  d) 2n    35  We make use of circuits to implement multiplication.  []]  []]    36  a) Flip flops  b) Combinatorial  c) Fast adders  d) None of the above    36  The multiplier is stored in  a) PC Register  b) Shift register  c) Cache  d) None of the above    37  The is used to co-ordinate the operation of the multiplier.  []]  1    a) Controller  b) Coordinator  c) Encoder  d) None of the above    38  The multiplicand and the control signals are passed through to the n-bit adder via  []]  1    a) MUX  b) DEMUX  c) Encoder  d) Decoder  []    39  The method used to reduce the maximum number of summands by half is  []]  1    a) Computer Speed Addition  b) Computer Service Architecture  []]  1    c) Carry Save Addition  b) Computer Service Architecture  []]  1    a) Height factors  b) Size factors <t< td=""><td>32</td><td></td><td>LJ</td></t<>	32		LJ
34  The delay reduced to in the carry look ahead adder is  []]    35  a) 5  b) 8  c) 10  d) 2n    35  We make use of circuits to implement multiplication. a) Flip flops b) Combinatorial c) Fast adders d) None of the above  []]    36  The multiplier is stored in  []]  []]    36  The multiplier is stored in  []]    a) PC Register  b) Shift register  c) Cache  d) None of the above    37  The is used to co-ordinate the operation of the multiplier. a) Controller  []]  []]    38  The multiplicand and the control signals are passed through to the n-bit adder via a) MUX  []]  []]    39  The method used to reduce the maximum number of summands by half is a) Fast multiplication  []]    39  The multiplication  b) Bit-pair recording  c) Quick multiplication  d) None    40  a) Computer Speed Addition  b) Computer Service Architecture  []]    41  The numbers written to the power of 10 in the representation of decimal numbers are called as a) Orthogonal  []]    42  as  []]  []]  []]    43	33		[ ]
a) 5  b) 8  c) 10  d) 2n    35  We make use of circuits to implement multiplication.  []]    36  A) Flip flops  b) Combinatorial  c) Fast adders  d) None of the above    36  The multiplier is stored in  []]  1    36  a) PC Register  b) Shift register  c) Cache  d) None of the above    37  The is used to co-ordinate the operation of the multiplier.  []]  1    a) Controller  b) Coordinator  c) Control sequencer  d) None of the above    38  The multiplicand and the control signals are passed through to the n-bit adder via  []]  1    a) MUX  b) DEMUX  c) Encoder  d) Decoder    39  The multiplication b) Bit-pair recording  c) Quick multiplication d) None  []]    40  a) Computer Speed Addition  b) Computer Service Architecture  []]    c) Carry Save Addition  d) None of the above  []]    41  The numbers written to the power of 10 in the representation of decimal numbers are called as  []]    a) Height factors  b) Size factors  c) Scale factors  d) None of the above    42	34	The delay reduced to in the carry look ahead adder is	[ ]
35  a) Flip flops  b) Combinatorial  c) Fast adders  d) None of the above    36  The multiplier is stored in		a) 5 b) 8 c) 10 d) 2n	Г 1
36  The multiplier is stored in  []]    37  The is used to co-ordinate the operation of the multiplier.  []]    37  The is used to co-ordinate the operation of the multiplier.  []]    38  The multiplicand and the control signals are passed through to the n-bit adder via  []]    38  The multiplicand and the control signals are passed through to the n-bit adder via  []]    39  The method used to reduce the maximum number of summands by half is  []]    39  The method used to reduce the maximum number of summands by half is  []]    40  a) Computer Speed Addition  b) Demuter Service Architecture  []]    c) Carry Save Addition  b) Size factors  c) Scale factors  d) None of the above    41  The numbers written to the power of 10 in the representation of decimal numbers are called as  []]  1    42  as  []]  a)  []]  1    43	35	a) Flip flops b) Combinatorial c) Fast adders d) None of the above	
37  The is used to co-ordinate the operation of the multiplier. a) Controller b) Coordinator c) Control sequencer d) None of the above  []]    38  The multiplicand and the control signals are passed through to the n-bit adder via a) MUX b) DEMUX c) Encoder d) Decoder  []]    39  The method used to reduce the maximum number of summands by half is a) Fast multiplication b) Bit-pair recording c) Quick multiplication d) None  []]    40  a) Computer Speed Addition b) Computer Service Architecture c) Carry Save Addition d) None of the above  []]    41  The numbers written to the power of 10 in the representation of decimal numbers are called as a) Height factors b) Size factors c) Scale factors d) None of the above  []]    42  as a) Orthogonal b) Normalized c) Determinate d) None of the above  []]    43	36	The multiplier is stored in	[ ]
37  a) Controller  b) Coordinator  c) Control sequencer  d) None of the above    38  The multiplicand and the control signals are passed through to the n-bit adder via  []]    38  a) MUX  b) DEMUX  c) Encoder  d) Decoder    39  a) Fast multiplication  b) Bit-pair recording  c) Quick multiplication  d) None    40  a) Computer Speed Addition  b) Computer Service Architecture  []]    40  a) Computer Speed Addition  b) Computer Service Architecture  []]    c) Carry Save Addition  d) None of the above  []]    41  The numbers written to the power of 10 in the representation of decimal numbers are called as  []]    a) Height factors  b) Size factors  c) Scale factors  d) None of the above    42  as  a) Orthogonal  b) Normalized  c) Determinate  d) None of the above    43			[ ]
30  a) MUX  b) DEMUX  c) Encoder  d) Decoder    39  The method used to reduce the maximum number of summands by half is  []]    39  a) Fast multiplication  b) Bit-pair recording  c) Quick multiplication  d) None    40  a) Computer Speed Addition  b) Computer Service Architecture  []]    40  a) Computer Speed Addition  b) Computer Service Architecture    c) Carry Save Addition  d) None of the above  []]    41  The numbers written to the power of 10 in the representation of decimal numbers are called as  []]    a) Height factors  b) Size factors  c) Scale factors  d) None of the above    42  as  as  []]  as    a) Orthogonal  b) Normalized  c) Determinate  d) All of the above    43	37	a) Controller b) Coordinator c) Control sequencer d) None of the above	
39  The method used to reduce the maximum number of summands by half is  []]    39  The method used to reduce the maximum number of summands by half is  []]    a) Fast multiplication  b) Bit-pair recording  c) Quick multiplication  d) None    40  a) Computer Speed Addition  b) Computer Service Architecture  []]    a) Computer Speed Addition  d) None of the above  []]    41  The numbers written to the power of 10 in the representation of decimal numbers are called as  []]    a) Height factors  b) Size factors  c) Scale factors  d) None of the above    42  as  a) Orthogonal  b) Normalized  c) Determinate  d) None of the above    43	38		[ ]
39  a) Fast multiplication  b) Bit-pair recording  c) Quick multiplication  d) None    40  a) Computer Speed Addition  b) Computer Service Architecture  []]    40  a) Computer Speed Addition  b) Computer Service Architecture  []]    41  a) Computer Speed Addition  d) None of the above  []]    41  a) Computer Speed Addition  d) None of the above  []]    41  a) Height factors  b) Size factors  c) Scale factors  d) None of the above    42  as  []]  as  []]    42  as  []]  []]    43	20		[ ]
40  a) Computer Speed Addition  b) Computer Service Architecture    41  a) Computer System Addition  d) None of the above    41  The numbers written to the power of 10 in the representation of decimal numbers are called as  []]    a) Height factors  b) Size factors  c) Scale factors  d) None of the above    42  as  []]    43  as  []]    a) Orthogonal  b) Normalized  c) Determinate  d) All of the above    43  as  []]  []]    44  a) Sign b) Significant digits  c) Scale factor  d) All of the above    44  a) Orthogonal  b) Normalized  c) Determinate  d) All of the above    43  as	- 39	a) Fast multiplication b) Bit-pair recording c) Quick multiplication d) None	
c) Carry Save Addition  d) None of the above    41  The numbers written to the power of 10 in the representation of decimal numbers are called as  []]    a) Height factors  b) Size factors  c) Scale factors  d) None of the above    42  as  []]  as  []]    43  a) Orthogonal  b) Normalized  c) Determinate  d) None of the above    43  as	40		
41  a) Height factors  b) Size factors  c) Scale factors  d) None of the above    42  as  []]    42  as  []]    a) Orthogonal  b) Normalized  c) Determinate  d) None of the above    43		c) Carry Save Addition d) None of the above	
42  If the decimal point is placed to the right of the first significant digit, then the number is called as  []]    42  as  []]    42  as  []]    a) Orthogonal  b) Normalized  c) Determinate  d) None of the above    43	41		[]
42  as    a) Orthogonal  b) Normalized  c) Determinate  d) None of the above    43  constitute the representation of the floating number  []]    a) Sign  b) Significant digits  c) Scale factor  d) All of the above    44  The sign followed by the string of digits is called as  []]    a) Significant  b) Determinant  c) Mantissa  d) Exponent    45  In IEEE 32-bit representations, the mantissa of the fraction is said to occupy bits.  []]    a) 24  b) 23  c) 20  d) 16			[ ]
43  constitute the representation of the floating number  []]    43  Sign b) Significant digits  c) Scale factor  d) All of the above    44  The sign followed by the string of digits is called as  []]    44  All of the string of digits is called as  []]    45  In IEEE 32-bit representations, the mantissa of the fraction is said to occupy bits.  []]    45  All of the above of the decimal number is called as  []]	42	as	
45  a) Sign  b) Significant digits  c) Scale factor  d) All of the above    44  The sign followed by the string of digits is called as  []]    a) Significant  b) Determinant  c) Mantissa  d) Exponent    45  In IEEE 32-bit representations, the mantissa of the fraction is said to occupy bits.  []]    45  a) 24  b) 23  c) 20  d) 16			[ ]
44  a) Significant  b) Determinant  c) Mantissa  d) Exponent    45  In IEEE 32-bit representations, the mantissa of the fraction is said to occupy bits.  []]    45  a) 24  b) 23  c) 20  d) 16	43	a) Sign b) Significant digits c) Scale factor d) All of the above	
$\begin{array}{ c c c c c c c c } \hline 45 & In IEEE 32 \text{-bit representations, the mantissa of the fraction is said to occupy bits.} & [ ] \\ \hline a) 24 & b) 23 & c) 20 & d) 16 & & & & & & & [ ] \\ \hline & The 32 bit representation of the desired number is called as & & & & & [ ] \\ \hline \end{array}$	44		[ ]
45 a) 24 b) 23 c) 20 d) 16 The 32 bit representation of the decimal number is called as	4.5		[ ]
46 The 32 bit representation of the decimal number is called as	45	a) 24 b) 23 c) 20 d) 16	
	46	The 32 bit representation of the decimal number is called as	

	a) Double-precision b) Single-precision c) Extended format d) None		
	In 32 bit representation the scale factor is a range of	]	]
47	a) -128 to 127 b) -256 to 255 c) 0 to 255 d) None of the above		
48	When the processor executes multiple instructions at a time it is said to use	[	]
	a) Single issue b) Multiplicity c) Visualization d) Multiple issue	r	
49	The plays a very vital role in case of super scalar processors.		]
	a) Compilersb) Motherboardc) Memoryd) PeripheralsIn super-scalar processors, mode of execution is used.	]	1
50	a) In-order b) Post order c) Out of order d) None of the mentioned		1
	In memory-mapped I/O	ſ	1
	a) The I/O devices and the memory share the same address space		1
51	b) The I/O devices have a separate address space		
	c) The memory and I/O devices have an associated address space		
-		r	1
52			]
52			
	The advantage of I/O mapped devices to memory mapped is	ſ	1
	a) The former offers faster transfer of data		1
53	b) The devices connected using I/O mapping have a bigger buffer space		
33	c) The devices have to deal with fewer address lines		
	d) No advantage as such		
		r	1
54			]
		ſ	1
55			1
56	The method which offers higher speeds of I/O transfers is	[	]
50	a) Interrupts b) Memory mapping c) Program-controlled I/O d) DMA		
57		[	]
		r	1
58	-		]
		ſ	]
59	a) EQU b) ORIGIN c) ORG d) PLACE		
60	The constant can be declared using directive	[	]
	a) DATAWORD b) PLACE c) CONS d) DC	-	
61	To allocate a block of memory we use directivea) RESERVEb) DSc) DATAWORDd) PLACE		Ţ
	a) RESERVE 0) DS C) DATAWORD 0) PLACE The Branch instruction in 68000 provides how many types of offsets?	ſ	]
62			1
(2)	The DMA transfers are performed by a control circuit called as	]	1
63	a) Device interface b) DMA controller c) Data controller d) Overlooker		
64	In DMA transfers, the required signals and addresses are given by the	[	]
	a) Processor b) Device drivers c) DMA controllers d) The program itself	r	
65			]
		ſ	1
66	a) Processor BUS b) System BUS c) External BUS d) None of the		Ţ
	above		
67	The technique where the controller is given complete access to main memory is	]	]
		F	
68	1	[	]
1	[a] Optimizers 0 DOS aromators 0 muniple DOS subclute 0 Mole	O devices and the memory share the same address space  O devices have a separate address space    O devices have a separate address space  Image: Construct of the I/O devices have an associated address space    I BUS structure used to connect the I/O devices is  Image: Construct of the I/O devices is    US structure  Image: O I/O mapped devices to memory mapped is  Image: Construct of the I/O mapped devices to memory mapped is    In the devices have to deal with fewer address lines  Image: Construct of the I/O device and the processor we use  Image: Construct of the I/O device and the processor we use    Is spaces  Image: D Status flags  Image: Construct of the I/O device and the processor we use  Image: Construct of the I/O device and the processor we use    Is spaces  Image: D Status flags  Image: Construct of the I/O device and the processor we use  Image: Construct of the I/O device and the processor we use    Is spaces  Image: D Status flags  Image: Construct of the I/O device and the processor we use  Image: Construct of the I/O device and the processor we use    Is spaces  Image: D Status flags  Image: Construct of the I/O device and the processor we use  Image: Construct of the I/O device and the processor we use    Is spaces  Image: D Status flags  Image: Construct of the I/O device and the processor we use  Image: Construct of the I/O device and the processor we use  Image: Constru	

69	The registers of the controller are	[	]
	a) 64 bits b) 24 bits c) 32 bits d) 16 bits		
70	The DMA transfer is initiated by	[	]
	a) Processor b) The process being executed c) I/O devices d) OS	-	-
71	interrupt method uses register whose bits are set separately by interrupt signal for each device	L	Ţ
71	a) Parallel priority interruptb) Daisy chainingc) Serial priority interruptd) None of the above		
	c) Serial priority interrupt d) None of the above register is used for the purpose of controlling the status of each interrupt request in parallel	г	1
72	priority interrupt	L	]
12	a) Mass b) Mark c) Make d) Mask		
	Interrupts initiated by an instruction is called as	ſ	1
73	a) Internal b) External c) Hardware d) Software		L
	The signals that are provided to maintain proper data flow and synchronization between the data	]	1
74	transmitter and receiver are called as signals.	-	-
	a) Handshaking b) Control c) Input d) None		
75	The example of output device is	]	]
15	a) CRT display b) 7-segment display c) Printer d) All the above		
	Model-5		
		-	-
76	have been developed specifically for pipelined systems.	L	]
	a) Utility software b) Speed up utilities c) Optimizing compilers d) None	г	1
77	The pipelining process is also called as a) Superscalar operation b) Assembly line operation c) Von Neumann cycle d) None	L	Ţ
	The fetch and execution cycles are interleaved with the help of	Г	1
78	a) Modification in processor architecture b) Special unit	L	]
70	c) Clock d) Control unit		
	Each stage in pipelining should be completed within cycle.	ſ	1
79	a) 1 b) 2 c) 3 d) 4	L	J
80	Size of the memory mainly depends on the size of the address bus.	]	]
80	a) Main b) Virtual c) Secondary d) Cache		-
	If a unit completes its task before the allotted time period, then	[	]
	a)It'll perform some other task in the remaining time		
81	b)Its time gets reallocated to different task		
	c)It'll remain idle for the remaining time		
	d)None of the mentioned To increase the speed of memory access in pipelining, we make use of	г	1
82	a)Special memory locations b) Special purpose registers c) Cache d) Buffers		]
	The iconic feature of the RISC machine among the following is	Г	1
83	a)Reduced number of addressing modes b) Increased memory size	L	J
	c)Having a branch delay slot d)All of the mentioned		
84	Both the CISC and RISC architectures have been developed to reduce the	[	]
84	a)Cost b) Time delay c) Semantic gap d) All of the mentioned		
85	Which control refers to the track of the address of instructions	]	]
05	a)Data control b) Register control c) Program control d)None of these		
86	In program control the instruction is set for the statement in:	[	]
	a)Parallel b)Sequence c)Both a &b d) None	-	-
07	SIMD stands for:	L	]
87	a)System instruction multiple data b) Scale instruction multiple data c)Symmetric instruction multiple data d) Single instruction multiple data		
	c)Symmetric instruction multiple data d) Single instruction multiple data MIMD stands for:	Г	1
88	a)Multiple input multiple data b) Memory input multiple data		]
	c)Multiple instruction multiple data d) Memory instruction multiple data		
0.0	Which is a method of decomposing a sequential process into sub operations?	1	1
89	a)Pipeline b)CISC c) RISC d)Database		L
00	Which are the types of array processor?	[	]
90	a)Attached array processor b) SIMD array processor c)Both d)None		-

91	Which type of register holds a single vector containing at least two read ports and one write ports	]	]
	a)Data system b)Database c)Memory d)Vector register	Г	1
92	Which is used to speed-up the processing:	L	1
	a)Pipeline b) Vector processing c) Both d) None		
	Which processor is a peripheral device attached to a computer so that the performance of a computer	[	]
93	can be improved for numerical computations?		
	a)Attached array processor b) SIMD array processor c) Both d) None	<u> </u>	
0.1	Which processor has a single instruction multiple data stream organization that manipulates the	[	]
94	common instruction by means of multiple functional units?		
	a)Attached array processor b)SIMD array processor c)Both d)None Processor without structural hazard is	r	1
95	a)Faster b)Slower c)Have longer clock cycle d) Have larger clock rate	[	J
	Simplest scheme to handle branches is to	1	1
96	a)Flush pipeline b)Freezing pipeline c)Both a and b d)Depth of pipeline	L	1
07	Splitting cache into separate instructions and data caches or by using a set of buffers, usually called	ſ	1
97	a)Cache buffer b)Data buffer c) Instruction buffer d)None of above	L	1
	With separate adder and a branch decision made during ID, there is only a	[	]
98	a)1-clock-cycle stall on branches b) 2-clock-cycles stall on branches		
	c) 3-clock-cycles stall on branches d) 4-clock-cycles stall on branches		
	Load instruction has a delay or latency that cannot be eliminated by forwarding, other technique used	[	]
99	is		
-	a)Pipeline interlockb)Deadlock c)Stall interlock d) Stall deadlock If event occurs at same place every time program is executed with same data and memory allocation,	- r	1
100	then event is known as	L	]
100	a)Stalled b) Synchronous c) Delayed d) Asynchronous		
	Pipeline overhead arises from combination of pipeline register delay and	[	1
	a)Hit rate b) Clock cycle c)Cycle rate d)Clock skew	L	L
	Each of clock cycles from previous section of execution, becomes a	[	]
	a)Pipe stage b) Previous stage c) Stall d) Processor cycle		
101	Exceptions that occur within instructions are usually	[	]
	a)Synchronous b)Asynchronous c) Pipelined d)Blocked		1
102	When compiler attempts to schedule instructions to avoid hazard; this approach is calleda)Compilerb)Static schedulingc) Dynamic schedulingd) Both a and b	L	J
	Pipelining increases CPU instruction	Г	1
103	a) Size b) Through put c) Cycle rate d) Time		1
	Sum of contents of base register and sign-extended offset is used as a memory address, sum is known	]	1
104	as	Ľ	1
	a) ALU instructions b) Through put c) Effective address d) Load and store instructions		
	Process of letting an instruction move from instruction decode stage into execution stage of this	[	]
105	pipeline is usually called		
	a) Canceling b) Instruction issue c) Nullifying d) Branch prediction		-
100	If an exception is raised and the succeeding instructions are executed completely, then the processor is	L	]
106	said to have    a) Exception handling  b) Imprecise exceptions  c) Error correction  d) None		
	The product of 1101 & 1011 is	[	1
107	a) 10001111 b) 10101010 c) 11110000 d) 11001100	L	1
	Code containing redundant loads, stores, and other operations that might be eliminated by an	]	1
108	optimizer, is		-
	a) Optimized clock b) Unoptimized clock c) Optimized code d) Unoptimized code		
109	Delays arising from use of a load result 1 or 2 cycles after loads, refers as	[	]
	a) Data stall b) Control stall c) Branch stall d) Load stall	-	-
110	Situations that prevent next instruction in instruction stream, from executing during its designated	L	]
110	clock cycle are known a) Pipe stage b) Previous stage c) Hazards d) Processor cycle		
	The product of -13 & 11 is	[	1
111	a) 1100110011 b) 1101110001 c) 1010101010 d) 1111111000	L	1

112	The method used to reduce the maximum number of summands by half is	[	]
114	a) Fast multiplication b) Bit-pair recording c) Quick multiplication d) None		
	The digital information is stored on the hard disk by	[	]
113	a) Applying a suitable electric pulse b) Applying a suitable magnetic field		
	c) Applying a suitable nuclear field d) By using optic waves		
114	A hard disk with 20 surfaces will have heads.	[	]
114	a) 10 b) 5 c) 1 d) 20		
115	The read and write operations usually start at of the sector.	[	]
115	a) Center b) Middle c) From the last used point d) Boundaries		
116	The associatively mapped virtual memory makes use of	[	]
110	a) TLB b) Page table c) Frame table d) None of the mentioned		
	If the instruction Add R1, R2, R3 is executed in a system which is pipelined, then the value of S is	]	]
117	(Where S is a term of the Basic performance equation)	_	-
	a)3 b) ~2 c) ~1 d) 6		
	Two processors A and B have clock frequencies of 700 Mhz and 900 Mhz respectively. Suppose A can	[	]
110	execute an instruction with an average of 3 steps and B can execute with an average of 5 steps. For the		
118	execution of the same instruction which processor is faster?		
	a)A b) B c) Both take the same time d) Insufficient information		
119	An effective to introduce parallelism in memory access is by	[	]
119	a)Memory interleaving b) TLB c) Pages d) Frames		
	The performance depends on	[	]
120	a)The speed of execution only b) The speed of fetch and execution		
	c) The speed of fetch only d) The hardware of the system only		
121	A common measure of performance is	]	]
121	a)Price/performance ratio b) Performance/price ratio c) Operation/price ratio d) None		
122	The bits 1 & 1 are recorded as in bit-pair recording.	]	]
122	a)-1 b) 0 c) +1 d) Both -1 and 0		
123	The fastest data access is provided using	[	]
125	a) Caches b) DRAM's c) SRAM's d) Registers		
	The effectiveness of the cache memory is based on the property of	[	]
124	a)Locality of reference b) Memory localization		
	c) Memory size d) None of the above		
125	The correspondence between the main memory blocks and those in the cache is given by	]	]
1.75	a) Hash function b) Locale function c) Mapping function d) Assign function	1 -	-

Prepared By Name: Signature:

HOD Signature